TFT and Array Design Engineer
Qualcomm - San Jose, CA

This job posting is no longer available on Qualcomm. Find similar jobs: Tft Array Design Engineer jobs - Qualcomm jobs

Qualcomm is the world's leading developer of next-generation wireless and multimedia technology and is committed to building a world-class organization that will lead the industry in advanced user experience technologies. The successful candidate will be a part of a dynamic and innovative multi-disciplinary team that defines and builds the next generation of innovative User Experience & Human Machine Interface Solutions for mobile and CE devices. This creative team drives the development of optimal hardware and software solutions which impacts the multi-media roadmap of Qualcomm chipsets as well as roadmap of Qualcomm OEM customers.

Qualcomm is looking for an experienced system and algorithms lead with an exceptional track record of developing and commercializing innovative user interface and authentication solutions, especially in the areas of touch/stylus, gestures, fingerprints, biometrics, and multi-modal sensing technologies. Experience in adaptive biometric systems, multi-modal matching will be a plus.

Responsibilities will include
Lead the R&D of the TFT backplane designs for our sensor technology including the overall ownership of the design of the backplane TFT array through development, technology transfer.
The candidate will be responsible for the design, simulation, and characterization of pixel level, panel level TFT circuits, and the gate drivers for driving the sensor successfully. The candidate will work closely with the characterization, process, and the systems team.
The candidate will be responsible to define and lead the backplane technology roadmap for our novel sensors and integration into conventional display technologies.

Master's degree or higher in Electrical Engineering, Physics, or a related field with 5+ years of related experience.
Hands on experience with TFT/CMOS backplane designs with any of the TFT technologies (LTPS, IGZO, A-Si, CMOS sensors), especially with pixel level circuitry, gate drivers, and periphery optimization.
Experience with in-cell touch, LTPS based display backplane designs, CMOS based camera sensor designs is a plus.
Experience with the design layout and interacting with the outsourced design-houses, and fabless manufacturing houses.
Hands-on experience with system simulation and behavioral modeling. MATLAB and C/C++ Programming; In addition, Verilog/RTL skills are preferred but not required.
Successful track record in leading R&D projects and teams is highly desirable along with strong interpersonal and communications skills.

Required: Master's or higher in Electrical Engineering, Material science or Physics with 5+ years of relevant experience.
Preferred: PhD in Electrical Engineering, Physics or a related field with 5+ years of industrial relevant experience

Qualcomm - 17 months ago - save job - block
Recommended Jobs
Sr. Panel Process Engineer
Apple - Santa Clara Valley, CA
Apple - 18 days ago

Senior/Staff Characterization Engineer
Qualcomm - San Jose, CA
Qualcomm - 30+ days ago

Panel Design and Layout
Qualcomm - Santa Clara, CA
Qualcomm - 30+ days ago
About this company
194 reviews
QUALCOMM Incorporated, incorporated in 1985, designs, manufactures and markets digital wireless telecommunications products and services...