Responsibility for the development and integration of High-speed Interface Phy sub-systems (DDR, QDR, USB, SATA/SAS, etc.) for LSI ASIC products. Tasks include perform logic design and verifications of High-speed Interface Phy IPs, provide pro-active technical support to customers and LSI ASIC Design Centers, generate technical documentation and conduct design reviews to ensure silicon success. BSEE required, MSEE preferred. Candidate must have 4+ years of logic design, verification, and chip ... view or apply to job From Dice - 15 days ago
- save job -
block
